Free shipping on orders over $99
Designing 2D and 3D Network-on-Chip Architectures

Designing 2D and 3D Network-on-Chip Architectures

by Dimitrios SoudrisKostas Siozios Konstantinos Tatas and others
Hardback
Publication Date: 08/10/2013

Share This Book:

  $176.90
or 4 easy payments of $44.22 with
afterpay
This item qualifies your order for FREE DELIVERY
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.
ISBN:
9781461442738
9781461442738
Category:
Circuits & components
Format:
Hardback
Publication Date:
08-10-2013
Language:
English
Publisher:
Springer-Verlag New York Inc.
Country of origin:
United States
Pages:
265
Dimensions (mm):
235x155x20mm
Weight:
5.44kg

This title is in stock with our Australian supplier and should arrive at our Sydney warehouse within 2 - 3 weeks of you placing an order.

Once received into our warehouse we will despatch it to you with a Shipping Notification which includes online tracking.

Please check the estimated delivery times below for your region, for after your order is despatched from our warehouse:

ACT Metro: 2 working days
NSW Metro: 2 working days
NSW Rural: 2-3 working days
NSW Remote: 2-5 working days
NT Metro: 3-6 working days
NT Remote: 4-10 working days
QLD Metro: 2-4 working days
QLD Rural: 2-5 working days
QLD Remote: 2-7 working days
SA Metro: 2-5 working days
SA Rural: 3-6 working days
SA Remote: 3-7 working days
TAS Metro: 3-6 working days
TAS Rural: 3-6 working days
VIC Metro: 2-3 working days
VIC Rural: 2-4 working days
VIC Remote: 2-5 working days
WA Metro: 3-6 working days
WA Rural: 4-8 working days
WA Remote: 4-12 working days

Reviews

Be the first to review Designing 2D and 3D Network-on-Chip Architectures.