Free shipping on orders over $99
Through-Silicon Vias for 3D Integration

Through-Silicon Vias for 3D Integration

by John Lau
Hardback
Publication Date: 16/12/2012

Share This Book:

23%
OFF
RRP  $279.95

RRP means 'Recommended Retail Price' and is the price our supplier recommends to retailers that the product be offered for sale. It does not necessarily mean the product has been offered or sold at the RRP by us or anyone else.

$215.75
or 4 easy payments of $53.94 with
afterpay
This item qualifies your order for FREE DELIVERY
Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, authenticity, or access to any online entitlements included with the product.


A comprehensive guide to TSV and other enabling technologies for 3D integrationWritten by an expert with more than 30 years of experience in the electronics industry, Through-Silicon Vias for 3D Integration provides cutting-edgeinformation on TSV, wafer thinning, thin-wafer handling, microbumping and assembly, and thermal management technologies. Applications to highperformance, high-density, low-power-consumption, wide-bandwidth, and small-form-factor electronic products are discussed.

This book offers a timely summary of progress in all aspects of this fascinating field for professionals active in 3D integration research and development, those who wish to master 3D integration problem-solving methods, and anyone in need of a low-power, wide-bandwidth design and high-yield manufacturing process for interconnect systems.

Coverage includes:



Nanotechnology and 3D integration for the semiconductor industry
TSV etching, dielectric-, barrier-, and seed-layer deposition, Cu plating, CMP, and Cu revealing
TSVs: mechanical, thermal, and electrical behaviors
Thin-wafer strength measurement
Wafer thinning and thin-wafer handling
Microbumping, assembly, and reliability
Microbump electromigration
Transient liquid-phase bonding: C2C, C2W, and W2W
2.5D IC integration with interposers
3D IC integration with interposers
Thermal management of 3D IC integration
3D IC packaging
ISBN:
9780071785143
9780071785143
Category:
Communications engineering / telecommunications
Format:
Hardback
Publication Date:
16-12-2012
Language:
English
Publisher:
McGraw-Hill Education - Europe
Country of origin:
United States
Pages:
512
Dimensions (mm):
236x160x23mm
Weight:
0.85kg

This title is in stock with our Australian supplier and should arrive at our Sydney warehouse within 2 - 3 weeks of you placing an order.

Once received into our warehouse we will despatch it to you with a Shipping Notification which includes online tracking.

Please check the estimated delivery times below for your region, for after your order is despatched from our warehouse:

ACT Metro: 2 working days
NSW Metro: 2 working days
NSW Rural: 2-3 working days
NSW Remote: 2-5 working days
NT Metro: 3-6 working days
NT Remote: 4-10 working days
QLD Metro: 2-4 working days
QLD Rural: 2-5 working days
QLD Remote: 2-7 working days
SA Metro: 2-5 working days
SA Rural: 3-6 working days
SA Remote: 3-7 working days
TAS Metro: 3-6 working days
TAS Rural: 3-6 working days
VIC Metro: 2-3 working days
VIC Rural: 2-4 working days
VIC Remote: 2-5 working days
WA Metro: 3-6 working days
WA Rural: 4-8 working days
WA Remote: 4-12 working days

Reviews

Be the first to review Through-Silicon Vias for 3D Integration.